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 
Abstract — Compact modeling of inter-device radiation-induced 
leakage underneath the gateless thick STI oxide is presented and 
validated taking into account CMOS technology and hardness 
parameters, dose-rate and annealing effects, and dependence on 
electric modes under irradiation. It was shown that proposed ap-
proach can be applied for description of dose dependent static 
leakage currents in complex FPGA circuits. 
 
Index Terms— CMOS, radiation effects in devices, total dose 
effects, dose rate effects, annealing, modeling, simulation, FPGA. 
 
I. INTRODUCTION 
he problem of radiation-induced leakage in CMOS circuits 
is a challenge which questions the main merit of the 
CMOS technology – its low consumption in the off-state re-
gime [1]. It is well-known that the total ionizing dose (TID) 
induced supply current of the CMOS circuits is added from the 
two components. First, it is the intra-device edge drain-to-
source leakage currents through the narrow conductive paths 
near the transistor sidewall isolation which is proportional to 
the number of fingers [2]. Second, it is the inter-device leakage 
through parasitic conductive paths under the thick Shallow 
Trench Isolation (STI) oxides between, for instance (see Fig. 
1), the n+ source/drain region of an n-channel device and the n-
well region of an adjacent p-channel device [3, 4]. 
There is a large body of experimental evidence that radia-
tion-induced supply current is not proportional to the finger 
number, which implies the importance of inter-device leakage, 
especially for sub-100 nm technologies [5, 6, 7,]. This means 
that the IC supply leakage is not an additive sum of leakages in 
the separate local transistors, and it is more a global response 
of the whole circuit. One of the distinctive features of the ef-
fective parasitic transistor structure of inter-device leakage is a 
lack or remoteness of the conductive gate above thick STI ox-
ide. 
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Fig. 1. Cross-sectional diagram indicating: (1) drain-to-source leakage and (2) 
leakage between the n+ source/drain region of an n-channel device and the n-
well region of an adjacent p-channel device. 
 
Despite the low values of electric fields Eox in such oxides 
(typically ≤ 105 V/cm), they are capable to accumulate a sig-
nificant number of positively charged defects near the interface 
between the isolation oxide and the p-Si substrate, causing oc-
currence of the parasitic electron channels [8, 9]. 
The objective of this study is to develop a physics-based 
analytical model for compact simulation of the dose depend-
encies of total IC supply current as functions of the total dose 
at different dose rates, assuming the dominance of inter-device 
component. 
The rest of this paper is organized as follows. The Sec. II 
focuses on a concise description of the physics-based model 
and its features. The model validation and radiation-oriented 
applications are presented in Sec. III. Sec. IV is devoted to 
simulation of the TID induced circuit leakage in FPGAs. 
II. PARASITIC LEAKAGE CURRENT MODELING 
A. Electrostatics of the gateless transistor structure 
The positive charge accumulated in the oxide leads to the 
surface potential changing underneath the thick oxide. The sur-
face potential shift depends on the thickness of the oxide, con-
centration of charged traps and doping of the p-epi substrate. 
The electric neutrality condition without the gate is described 
by the equation ox SN N . Here, SN  is the total (negative) 
charge density in the silicon substrate, which can be represent-
ed using the charge-sheet approximation as a sum of the chan-
nel Sn  and the depletion layer densities [10] 
 S A d S SN N x n  ,        (1) 
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where  d Sx   is the depletion layer width, AN  is the Si sub-
strate acceptor concentration. On other hand, we have from the 
Poisson equation solution [11] 
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where ln /F T A iN n   is the Fermi level position marker, 
where /T Bk T q   is the thermal potential, 
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  is the silicon temperature-dependent 
intrinsic concentration (~ 1010 cm-3 at 300K), CN ( VN ) is the 
effective conduction (valence) band density, GE  is the Si 
bandgap. 
The Debye length is defined here as follows 
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where 0S   is the Si permittivity. Eq. 2 is valid on a condition 
S F   when the electron inversion layer underneath the 
thick STI has already formed. 
B. Surface potential as functions of oxide trapped charge 
Then the electric neutrality condition can be written a fol-
lows 
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where ox A Da N N L . When one can neglect the exponential 
term in (4), i.e., at 2 F S F     (depletion mode), we have 
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This as a usual form of the expression for surface potential has 
a quadratic dependence on concentration of the charge in the 
oxide [12]. The exact solution of this equation can be written 
generally in a following form  
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where  W s  is the Lambert function, defined as a solution of 
the equation  sW se s , and also known as the ProductLog 
function in Mathematica [13].  
Figure 2 shows the surface potential underneath the thick 
STI oxide as functions of external oxide charge, calculated 
with (6) at different doping levels of the p-type Si substrate. 
 
 
 
Fig. 2. Surface potentials as functions of positive oxide-trapped defects densi-
ties at different doping levels of the p-type substrate. (A) NA = 10
15 cm-3, (B) 
NA = 10
16 cm-3, (C) NA = 10
17 cm-3, the oxide thickness tox = 500 nm. 
Note that additional substrate doping hinders the band bending 
at moderate Nox (i.e., at  2ox A D FN N x  , since we have 
1 /S AN   in (5), and, at the same time, it provides the larger 
maximum values of S  because of an increase in F . 
C. Electron density as a function of the oxide trapped charge 
Then, the parasitic electron density as function of oxN , 
AN , temperature can be calculated using the charge-sheet ap-
proximation 
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This compact analytical formula with the clear physical pa-
rameters is the main result of this work. 
General relations (6) and (7) have quite hermetic forms. To 
make them more physically transparent, it is instructive to con-
sider some special cases. For a case  2ox A D FN N x  , which 
equivalent to the depletion mode condition 2S F  , we have 
(5) and 
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For the inversion case 2S F   (  2ox A D FN N x  ) we have 
an asymptotic relation 
 2S ox A d Fn N N x        (9) 
Figures 3 show the dependencies of the parasitic channel elec-
tron densities as functions of the oxide-trapped charge calcu-
lated at different substrate doping levels. 
 
 
       (a)           (b) 
Fig. 3. Electron surface densities beneath the thick STI oxide in a linear (a) 
and logarithmic (b) scales as functions of Nox densities at the different doping 
levels of the p-type substrate: (A) NA = 10
15 cm-3, (B) NA = 10
16 cm-3, (C) 
NA = 310
16 cm-3, (D) ultimate curve nS = Nox, tox = 500 nm. 
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Notice that the calculated dependencies of Sn  on oxN  have a 
threshold form which is caused by the deep physical reasons. 
Until the surface potential S  reaches the value F , the elec-
tron conductive channel beneath the oxide is absent in princi-
ple. So, the substrate doping effectively suppresses the for-
mation of parasitic electron channels under the oxides. A for-
mal inclusion of the interface traps in this model does not sig-
nificantly change the qualitative and even quantitative results 
but introduces additional uncertainties associated with the ina-
bility to determine their parameters. 
D. Current off-state leakage as a function of the oxide 
trapped charge 
In fact, we are going to model the leakage current of the 
parasitic field oxide field effect transistors (FOXFET) with the 
thick STI oxide as a gate dielectric but without the gate itself. 
In contrast to usual I-V characteristics, we are interested in 
simulation of the leakage currents as functions of the oxide-
trapped charge and, implicitly, as functions of the ionizing 
dose. The simulated parasitic FOXFET is assumed to be in a 
saturation mode. Thus, the leakage saturated current 
L DSATI I  can be written as a sum of the diffusion and the 
drift components [14, 15] 
 
2 2
0
0
2
S
L T S
D S
q nW W
I q n
L L C

 

  ,     (10) 
where W/L is the width to length ratio of the parasitic transistor 
structure, 0  is electron mobility, the depletion layer capaci-
tance is calculated in a standard way 
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The first term in (10), corresponding to a linear dependence of 
the drain current on Sn , is the diffusion current, dominating at 
low Sn . The second term, dominating at high Sn , corresponds 
to the saturated drift current in the square-law approximation. 
Leakage current is expressed in (10) as an explicit function of 
the surface potential which in turn calculated as a function of 
the accumulated oxide charge. Notice that the threshold volt-
age TV  and the oxide capacitance oxC  are both missing in this 
model, which describes the case of the remote gate, i.e., when 
 ox D SC C  . 
III. I-V MODEL VALIDATION 
A. Dose effect modeling 
Taking into account the tunnel annealing, the buildup of 
the oxide-trapped on the Si-SiO2 interface can be estimated as 
follows [16, 17] 
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where P is a dose rate, tox is the STI oxide thickness, eff  is the 
effective charge yield, Fot is the dimensionless hole trapping 
efficiency, gK   8×10
12 cm-3rad (SiO2)
-1 is the electron-hole 
pair generation rate constant in SiO2,   is the effective width 
of the oxygen vacancy precursors for the oxide hole traps,   
is the minimum tunnel length ( 0.1 nm), t1 is a reference time. 
For simplicity, we will keep the same value / 0.05   and 
1 0.1t   s in all simulation in this paper. 
B. Simulation at different interface characteristics 
Dose-dependent leakage underneath the thick STI is quite 
sensitive to the hole trapping efficiency and the electric-field-
dependent charge yield in the oxides. For instance, Fig. 4 
shows the dose dependencies simulated with the equations (7-
12) at different Fot. 
 
  
     (a)              (b) 
Fig. 4. Leakage currents IL simulated as functions of TID at different charge 
trap efficiencies in a linear (a) and logarithm (b) scales. (A) Fot = 0.04, (B) 
Fot = 0.03, (C) Fot = 0.02: W/L = 1, tox = 500 nm, 0  = 300 cm
2/(Vs), 
eff = 0.5, NA = 310
15 cm-3, P = 100 rd(Si)/s. 
 
The existence of “the dose threshold” for the leakage current is 
typical for most of the experimental data [18, 19]. In practice, 
the dose threshold can be caused by a high level of the dark 
(non-radiation-induced) supply current of the circuit, which 
generally cannot be modeled with the proposed approach. 
C. Simulation at different operation temperatures 
An increase in the supply current at elevated temperatures 
is an important problem, especially for the modern highly 
scaled circuits. Figure 5 shows the total-dose dependencies of 
circuit leakage current simulated at different operation temper-
ature. It was assumed that the temperature dependence of the 
mobility in the usual manner    
3/2
0 0 0T T T  [11]. 
Like the subthreshold region of usual MOSFET's I-V char-
acteristics [20] the leakage current increases with temperature 
at low doses due to the Boltzmann statistics of non-degenerate 
electrons in parasitic channels. 
 
 
     (a)              (b) 
Fig. 5. Supply currents as functions of TID at different operation temperatures 
in a linear (a) and logarithm (b) scales. Fot = 0.03, W/L = 1, tox = 500 nm, 
0  = 300 cm
2/(V s), eff = 0.5, NA = 310
15 cm-3, P = 100 rd(Si)/s. 
 
Meanwhile, the supply leakage in the inverted at relatively 
high doses channels slightly decreases at elevated operation 
temperatures due to the temperature degradation of electron's 
mobility. 
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D. Validation at different dose rates 
Figure 5 shows typical dependence of supply current as a 
function of dose in comparison with experimental data [21] at 
different dose rates. 
 
 
Fig. 5.  Comparison of simulation (solid lines) experimental data for irradiat-
ed WF1M32B CMOS circuits [21] at dose rates 10 rd(Si)/s (circles) and 
0.04 rd(Si)/s (squares). Fitting parameters: NA = 3×10
15 cm-3, W/L = 1000, 
tox = 500 nm, 0  = 400 cm
2/(Vs), Fot = 0.09, eff = 0.3. 
The dose curves in Fig. 5 exhibit reducing degradation at low-
er dose rates, typical for all CMOS devices. This is caused by 
the time-dependent form of the tunnel relaxation in (12). The 
true dose-rate effects (i.e., ELDRS) can be incorporated into 
the computational scheme as an explicit decreasing depend-
ence of the charge yield on an instant value of a dose rate, typ-
ical for the thick bipolar oxides [22]. 
E. Validation at different electric modes 
Figure 6 shows a comparison of simulated and experimental 
data at different electric biases taken from [23]. The charge 
yield  (Eox) in (10) was modeled by a simplified empirical 
expression [3] 
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where fitting parameters 0  = 0.05 and 0E  = 0.15 MV/cm 
were used for simulation. 
 
 
Fig. 6.  Comparison of simulation and experiment for 180 nm test CMOS 
structures irradiated at a dose rate P ~ 80 rd(Si)/s at different bias conditions 
[23]:(A) VGS = 3.3 V (triangles); (B) VGS = 1.8 V (rhombuses); (C) VGS = 0.9V 
(squares); (D) VGS = 0 V (circles); dose rate P = 80 rd(Si)/s. Fitting parame-
ters: tox = 400 nm, NA = 2×10
15 cm-3, W/L = 1, 0  = 300 cm
2/(V×s), 
Fot = 0.04. 
 
 
 
As can be seen from this figure, the leakage currents in 
CMOS devices are very sensitive to the electric field in thick 
isolation during irradiation and such sensitivity can be well 
explained by a standard empirical approximation like (13). As 
usual, the worst-case irradiation bias is the ON state [24]. 
IV. FPGA DOSE DEPENDENT STATIC LEAKAGE SIMULATION 
Field-Programmable Gate Arrays (FPGAs) are the 
reconfigurable integrated circuits based on a high logic density 
regular structure, which can be customized by the end user via 
programmable switches of different types (SRAM, Antifuse, 
and FLASH) for the realization of different designs [25]. 
FPGAs are widely used for space applications due to their high 
flexibility and low-cost [26, 27]. However, the significant ra-
diation-induced degradation of the static supply current is one 
of the major factors limiting a usage of FPGAs in radiation 
harsh environment [28]. We intend to show in this work that 
the proposed model of the chip-level leakage current allows us 
to describe the radiation-induced leakage degradation in the 
different types of FPGAs in a unified manner. 
The proposed model has been validated with the literature 
experimental results for different types of FPGAs. In essence, 
we fitted here the parameters of a global parasitic transistor 
contributing to the total supply current change under ionizing 
irradiation. 
For example, Fig. 7 shows a comparison between simulation 
and experiment for the Antifuse-based FPGA fabricated with 
the 0.25 μm technology process [18].  
 
Fig. 7.  The comparison between simulation results and experimental data for 
Antifuse-based FPGA RTSX72SU static supply current change during irradi-
ation at P = 16.7 rd(Si)/s. Model parameters:
otF  = 0.065, /W L  = 1×10
4, 
NA = 5×10
15 cm-3, dox = 300 nm, 0offI  = 0.023 mA. 
The value of the pre-rad leakage current 0offI  is determined 
mainly by the logic blocks in such FPGAs, and, thus, turns out 
to be relatively low [29, 30]. As can be seen in Fig. 7, the total 
supply current increases during irradiation by several orders of 
magnitude. Note that the fitting aspect ratio value of the effec-
tive parasitic transistor was rather high in this case. This is typ-
ical for all simulated complex circuits. 
Figs. 8 and 9 show the supply current dose dependencies for 
the two SRAM-based FPGAs: 0.35 μm Xilinx XC4036XL 
[31] and 0.22 μm Xilinx XQVR300 [32]. 
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Fig. 8.  The comparison between simulation results and experimental data for 
the SRAM-based FPGA XC4036XL static supply current change during irra-
diation at P = 0.133 rd(Si)/s. Model parameters: 
otF  = 0.039, /W L  = 9×10
4, 
NA = 3×10
15 cm-3, dox = 500 nm, 0offI  = 360 mA. 
 
Fig. 9.  The comparison between simulation results and experimental data for 
SRAM-based FPGA XQVR300 static supply current change during irradia-
tion at P = 50 rd(Si)/s. Model parameters: 
otF  = 0.033, /W L  = 3×10
4, 
NA = 5×10
15 cm-3, dox = 300 nm, 0offI  = 110 mA. 
Note a similarity of the leakage current dose dependencies 
in both SRAM-based FPGAs. In contrast to the Antifuse-based 
FPGA, the supply current increases here only by several times. 
This is due to a high level of pre-irradiation supply current in 
these circuits.  
Fig. 10 shows the comparison between the simulation results 
and experimental data for the highly scaled FLASH-based 
FPGA Microsemi RTG4 (65 nm technology node) [33]. Two 
important points can be noted in this case. First, this circuit has 
a higher threshold dose and TID hardness. Second, the fitting 
aspect ratio of the “global parasitic transistor” was relatively 
large. Simulation results and fitting suggest that the former 
point is likely due to the thinner isolation oxide used in a 
65 nm process (see Eq.12). The latter point is caused in our 
opinion by a low technology node size. Actually, the effective 
width of the circuit parasitic transistor should of an order of 
the circuit linear size which is practically technology node in-
dependent. At the same time, the effective length of the para-
sitic transistor should be correlated with the technology node 
size.  
 
 
 
 
 
Fig. 10.  The comparison between simulation results and experimental data 
for FLASH-based FPGA RTG4 supply current change during irradiation at 
P = 167 rd(Si)/s. Model parameters: 
otF  = 0.097, /W L  = 1.8×10
5, 
NA = 7.5×10
15 cm-3, dox = 100 nm, 0offI  = 25 mA  
Then the aspect ratio is W/L ~ 1 cm/50 nm = 2×105. This 
numerical estimation well confirms the concept of the global 
parasitic transistor. 
V. CONCLUSION 
Radiation-induced inter-device leakage is simulated using 
the physics-based analytical model. Comparison with the 
experimental results are presented to validate the model 
proposed in this paper. We have found also that such approach 
can be successfully used for the supply current radiation-
induced degradation in FPGA circuits. Thus, despite an appar-
ent particular form of the physical model, the validation results 
suggest that this generic approach can be used to describe the 
radiation-induced leakage currents in a wide range of CMOS 
devices, including complex circuits. Such unexpected 
efficiency of the particular model of the leakage currents 
underneath the thick oxides can be explained by a universal 
role of the thick isolation in advanced microelectronics. This 
paper is based on a report, presented at RADECS 2017 [34]. 
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